

8A, 650V N-CHANNEL MOSFET

GENERAL DESCRIPTION

These N-Channel enhancement mode power field effect transistors are produced using Hi-semicon's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

Features

- ◆ $V_{DS(V)}=650V$, $I_D=8A$
- ◆ $R_{DS(ON)}$
TYP: $1.15\Omega @ V_{GS}=10V$ $I_D=4.0A$
MAX: 1.4Ω

Applications

- ◆ used in various power switching circuit for system miniaturization and higher efficiency
- ◆ Power switch circuit of electron ballast and adaptor



ORDERING INFORMATION

| Part No. | Package | Marking | Material | Packing |
|----------|-----------|---------|----------|---------|
| SFD8N65 | TO-252-2L | SFD8N65 | Pb Free | Reel |

ABSOLUTE MAXIMUM RATINGS ($T_J=25^\circ\text{C}$ unless otherwise noted)

| Characteristics | Symbol | Ratings | Unit |
|--|-----------|----------|---------------------------|
| Drain-Source Voltage | V_{DS} | 650 | V |
| Gate-Source Voltage | V_{GS} | ± 30 | V |
| Drain Current | I_D | 8.0 | A |
| | | 5.6 | |
| Drain Current Pulsed (Note 1) | I_{DM} | 32 | A |
| Power Dissipation($T_C=25^\circ\text{C}$) -Derate above 25°C | P_D | 105 | W |
| | | 0.84 | $\text{W}/^\circ\text{C}$ |
| Single Pulsed Avalanche Energy (Note 2) | E_{AS} | 605 | mJ |
| Operation Junction Temperature Range | T_J | -55~+150 | $^\circ\text{C}$ |
| Storage Temperature Range | T_{stg} | -55~+150 | $^\circ\text{C}$ |
| Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | TL | 300 | $^\circ\text{C}$ |

THERMAL CHARACTERISTICS

| Characteristics | Symbol | MAX | Unit |
|---|-----------------|------|---------------------------|
| Thermal Resistance, Junction-to-Case | $R_{\theta JC}$ | 1.19 | $^\circ\text{C}/\text{W}$ |
| Thermal Resistance, Junction-to-Ambient | $R_{\theta JA}$ | 62.5 | $^\circ\text{C}/\text{W}$ |

ELECTRICAL CHARACTERISTICS

| Characteristics | Symbol | Test conditions | Min. | Typ. | Max. | Unit |
|---|---------------------|---|------|------|------|---------------|
| Off Characteristics | | | | | | |
| Drain -Source Breakdown Voltage | B_{VDSS} | $V_{GS}=0\text{V}, I_D=250\mu\text{A}$ | 650 | -- | -- | V |
| Drain-Source Leakage Current | I_{DSS} | $V_{DS}=650\text{V}, V_{GS}=0\text{V}$ | -- | -- | 1.0 | μA |
| Gate-Source Leakage Current | I_{GSS} | $V_{GS}=30\text{V}, V_{DS}=0\text{V}$ | -- | -- | 100 | nA |
| Gate-Source Leakage Current | I_{GSS} | $V_{GS}=-30\text{V}, V_{DS}=0\text{V}$ | -- | -- | -100 | nA |
| On Characteristics | | | | | | |
| Gate Threshold Voltage | $V_{GS(\text{th})}$ | $V_{GS}=V_{DS}, I_D=250\mu\text{A}$ | 2.0 | 3.0 | 4.0 | V |
| Static Drain- Source On State Resistance | $R_{DS(on)}$ | $V_{GS}=10\text{V}, I_D=4.0\text{A}$ | -- | 1.15 | 1.4 | Ω |
| Forward Trans conductance | g_{fs} | $V_{DS}=10\text{V}, I_D=5.0\text{A}$ | -- | 9.5 | -- | S |
| Dynamic Characteristics | | | | | | |
| Gate Resistance | R_g | $V_{GS}=0\text{V}; f=1.0\text{MHZ}$ | -- | 3.5 | -- | Ω |
| Input Capacitance | C_{iss} | $V_{DS}=25\text{V}$ | -- | 1100 | -- | pF |
| Output Capacitance | C_{oss} | | -- | 47 | -- | |
| Reverse Transfer Capacitance | C_{rss} | $f=1.0\text{MHZ}$ | -- | 6.0 | -- | pF |
| Switching Characteristics | | | | | | |
| Turn-on Delay Time | $t_{d(on)}$ | $V_{DD}=400\text{V}; V_{GS}=10\text{V}$ $R_G=12\Omega; I_D=4\text{A}$ (Note 3.4) | -- | 13.1 | -- | ns |
| Turn-on Rise Time | t_r | | -- | 14.8 | -- | |
| Turn-off Delay Time | $t_{d(off)}$ | | -- | 47.6 | -- | |
| Turn-off Fall Time | t_f | | -- | 49.2 | -- | |

| | | | | | | |
|--------------------|----------|---|----|------|----|----|
| Total Gate Charge | Q_g | $V_{DS}=650V, I_D=4A$ $V_{GS}=10V$ (Note 3.4) | -- | 25.7 | -- | nc |
| Gate-Source Charge | Q_{gs} | | -- | 5.4 | -- | |
| Gate-Drain Charge | Q_{gd} | | -- | 9.6 | -- | |

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

| Characteristics | Symbol | Test conditions | Min. | Typ. | Max. | Unit |
|---------------------------|----------|---|------|------|------|---------|
| Continuous Source Current | I_s | Integral Reverse P-N Junction Diode in the MOSFET | -- | -- | 8 | A |
| Pulsed Source Current | I_{SM} | | -- | -- | 32 | |
| Diode Forward Voltage | V_{SD} | $I_s=8A, V_{GS}=0V$ | -- | -- | 1.2 | V |
| Reverse Recovery Time | T_{rr} | $I_F=4A, V_R=400V,$ $dI/dt=100A/\mu s$ | -- | 352 | -- | ns |
| Reverse Recovery Charge | Q_{rr} | | -- | 1.47 | -- | μC |

1. Pulse width limited by maximum junction temperature

2. $L=10mH, I_{AS}=12A, V_{DD}=100V, V_G=10V, R_G=25\Omega$, starting $T_J=25^\circ C$ 3. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$

4. Essentially independent of operating temperature

Typical Performance Characteristics




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance . Junction to Case

Typical Performance Characteristics




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drian to Source on Resistance vs Junction Temperature




Figure 10 Typical Threshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage




Figure 14 Maximum Forward Bias Safe Operating Area








Figure 15 Maximum Power Dissipation vs Case Temperature



Test Circuit



Switching Test Circuit



Gate Charge Test Circuit




Unclamped Inductive Switching Test Circuit

Unclamped Inductive Switching Waveforms

Package Dimensions of TO-252-2L

Unit:mm



Disclaimer:

- Hi-semicon reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Hi-semicon products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Hi-semicon products could cause loss of body injury or damage to property.
- Hi-semicon will supply the best possible product for customers!