

12A, 650V N-CHANNEL MOSFET

GENERAL DESCRIPTION

These N-Channel enhancement mode power field effect transistors are produced using Hi-semicon's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

Features

- ◆ $V_{DS(V)}=650V$, $I_D=12A$
- ◆ $R_{DS(ON)}$
TYP: $675m\Omega @ V_{GS}=10V$ $I_D=6A$
MAX: $800m\Omega$

Applications

- ◆ Power factor correction (PFC)
- ◆ Switched mode power supplies (SMPS)
- ◆ Uninterruptible power supply (UPS)
- ◆ LED lighting power



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SFDP12N65	PTO-252	SFDP12N65	Pb Free	REEL

ABSOLUTE MAXIMUM RATINGS (T_J=25°C unless otherwise noted)

Characteristics	Symbol	Ratings	Unit
Drain-Source Voltage	V _{DS}	650	V
Gate-Source Voltage	V _{GS}	±30	V
Drain Current T _C = 25°C T _C = 100°C	I _D	12	A
		9.6	
Drain Current Pulsed (Note 1)	I _{DM}	48	A
Power Dissipation(T _C =25°C) -Derate above 25°C	P _D	120	W
		0.96	W/°C
Single Pulsed Avalanche Energy (Note 2)	E _{AS}	311	mJ
Operation Junction Temperature Range	T _J	-55~+150	°C
Storage Temperature Range	T _{stg}	-55~+150	°C
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	TL	300	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	MAX	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	1.04	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	°C/W

ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
Drain -Source Breakdown Voltage	B _{VDSS}	V _{GS} =0V, I _D =250μA	650	--	--	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =650V, V _{GS} =0V	--	--	1	uA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =30V, V _{DS} =0V	--	--	100	nA
Gate-Source Leakage Current	I _{GSS}	V _{GS} =-30V, V _{DS} =0V	--	--	-100	
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D =250μA	2.0	3.3	4.0	V
Static Drain- Source On State Resistance	R _{DS(on)}	V _{GS} =10V, I _D =3A	--	645	790	mΩ
		V _{GS} =10V, I _D =6A	--	675	800	
Dynamic Characteristics						
Gate Resistance	R _g	V _{GS} =0V; f=1.0MHZ	1	2.7	10	Ω
Input Capacitance	C _{iss}	V _{DS} =25V V _{GS} =0V	--	2100	--	pF
Output Capacitance	C _{oss}		--	162.6	--	
Reverse Transfer Capacitance	C _{rss}	f=1.0MHZ	--	7.0	--	pF
Switching Characteristics						
Turn-on Delay Time	t _{d(on)}	V _{DD} =325V; V _{GS} =10V R _G =10Ω; I _D =10A (Note 3.4)	--	27.6	--	ns
Turn-on Rise Time	t _r		--	52.6	--	
Turn-off Delay Time	t _{d(off)}		--	75.2	--	

Turn-off Fall Time	t_f	$V_{DD}=325V; V_{GS}=10V$ $R_G=10\Omega; I_D=10A$ (Note 3.4)	--	42.5	--	ns
Total Gate Charge	Q_g	$V_{DS}=520V, I_D=12A$ $V_{GS}=10V$ (Note 3.4)	--	37	--	nc
Gate-Source Charge	Q_{gs}		--	7.4	--	
Gate-Drain Charge	Q_{gd}		--	18	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS







Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_s	Integral Reverse P-N Junction Diode in the MOSFET	--	--	12	A
Pulsed Source Current	I_{SM}		--	--	48	
Diode Forward Voltage	V_{SD}	$I_s=12A, V_{GS}=0V$	--	0.9	1.4	V
Reverse Recovery Time	T_{rr}	$I_F=12A, V_R=520V,$ $dI/dt=100A/\mu S$	--	566	--	ns
Reverse Recovery Charge	Q_{rr}		--	58	--	nC

1. Pulse width limited by maximum junction temperature

2. L=20mH, $V_{DD}=100V$, $V_G=10V$, $R_G=25\Omega$, starting $T_J=25^\circ C$ 3. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$

4. Essentially independent of operating temperature

Typical Performance Characteristics



Typical Performance Characteristics

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance vs. Temperature







Figure 9. Max. Safe Operating Area




Test Circuit

Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform

Package Dimensions of PTO-252

Unit:mm



Symbol	Min	Typ	Max
A	1.90	2.00	2.10
B	6.50	6.60	6.70
C	0.45	0.50	0.60
D	5.50	5.60	5.70
E	4.50	4.60	4.70
F	0.90	1.00	1.05
H	5.95	6.15	6.25
L	9.80	9.90	10.0
L1	0.50	0.60	0.70
L2	8.50	8.60	8.70
L3	0.60	0.70	0.80
L4	4.65	4.80	4.90
L5	1.05	1.20	1.30

Disclaimer:

- Hi-semicon reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Hi-semicon products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Hi-semicon products could cause loss of body injury or damage to property.
- Hi-semicon will supply the best possible product for customers!

